5 lines
137 B
C
5 lines
137 B
C
|
/* The MIPS architecture has selectable endianness.
|
||
|
|
The DECstation uses little-endian mode. */
|
||
|
|
|
||
|
|
#define __BYTE_ORDER __LITTLE_ENDIAN
|